Revert "Add more missing memory checking"
This reverts commit 2eb39a8c5c
.
Likely unneeded
This commit is contained in:
@@ -901,7 +901,6 @@ readmembl_no_mmut(uint32_t addr, uint32_t a64)
|
|||||||
mem_mapping_t *map;
|
mem_mapping_t *map;
|
||||||
|
|
||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 1);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 1);
|
||||||
mem_debug_check_addr(addr, 0);
|
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
|
|
||||||
@@ -929,7 +928,6 @@ writemembl_no_mmut(uint32_t addr, uint32_t a64, uint8_t val)
|
|||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 1);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 1);
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
mem_debug_check_addr(addr, 1);
|
|
||||||
|
|
||||||
if (page_lookup[addr >> 12] && page_lookup[addr >> 12]->write_b) {
|
if (page_lookup[addr >> 12] && page_lookup[addr >> 12]->write_b) {
|
||||||
page_lookup[addr >> 12]->write_b(addr, val, page_lookup[addr >> 12]);
|
page_lookup[addr >> 12]->write_b(addr, val, page_lookup[addr >> 12]);
|
||||||
@@ -1094,8 +1092,6 @@ readmemwl_no_mmut(uint32_t addr, uint32_t *a64)
|
|||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 2);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 2);
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
mem_debug_check_addr(addr, 0);
|
|
||||||
mem_debug_check_addr(addr + 1, 0);
|
|
||||||
|
|
||||||
if (addr & 1) {
|
if (addr & 1) {
|
||||||
if (!cpu_cyrix_alignment || (addr & 7) == 7)
|
if (!cpu_cyrix_alignment || (addr & 7) == 7)
|
||||||
@@ -1142,8 +1138,6 @@ writememwl_no_mmut(uint32_t addr, uint32_t *a64, uint16_t val)
|
|||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 2);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 2);
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
mem_debug_check_addr(addr, 1);
|
|
||||||
mem_debug_check_addr(addr + 1, 1);
|
|
||||||
|
|
||||||
if (addr & 1) {
|
if (addr & 1) {
|
||||||
if (!cpu_cyrix_alignment || (addr & 7) == 7)
|
if (!cpu_cyrix_alignment || (addr & 7) == 7)
|
||||||
@@ -1372,10 +1366,6 @@ readmemll_no_mmut(uint32_t addr, uint32_t *a64)
|
|||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 4);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 4);
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
mem_debug_check_addr(addr, 0);
|
|
||||||
mem_debug_check_addr(addr + 1, 0);
|
|
||||||
mem_debug_check_addr(addr + 2, 0);
|
|
||||||
mem_debug_check_addr(addr + 3, 0);
|
|
||||||
|
|
||||||
if (addr & 3) {
|
if (addr & 3) {
|
||||||
if (!cpu_cyrix_alignment || (addr & 7) > 4)
|
if (!cpu_cyrix_alignment || (addr & 7) > 4)
|
||||||
@@ -1424,10 +1414,6 @@ writememll_no_mmut(uint32_t addr, uint32_t *a64, uint32_t val)
|
|||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 4);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 4);
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
mem_debug_check_addr(addr, 1);
|
|
||||||
mem_debug_check_addr(addr + 1, 1);
|
|
||||||
mem_debug_check_addr(addr + 2, 1);
|
|
||||||
mem_debug_check_addr(addr + 3, 1);
|
|
||||||
|
|
||||||
if (addr & 3) {
|
if (addr & 3) {
|
||||||
if (!cpu_cyrix_alignment || (addr & 7) > 4)
|
if (!cpu_cyrix_alignment || (addr & 7) > 4)
|
||||||
|
@@ -300,7 +300,6 @@ readmembl_no_mmut_2386(uint32_t addr, uint32_t a64)
|
|||||||
mem_mapping_t *map;
|
mem_mapping_t *map;
|
||||||
|
|
||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 1);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 1);
|
||||||
mem_debug_check_addr(addr, 0);
|
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
|
|
||||||
@@ -326,7 +325,6 @@ writemembl_no_mmut_2386(uint32_t addr, uint32_t a64, uint8_t val)
|
|||||||
mem_mapping_t *map;
|
mem_mapping_t *map;
|
||||||
|
|
||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 1);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 1);
|
||||||
mem_debug_check_addr(addr, 1);
|
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
|
|
||||||
@@ -475,8 +473,6 @@ readmemwl_no_mmut_2386(uint32_t addr, uint32_t *a64)
|
|||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 2);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 2);
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
mem_debug_check_addr(addr, 0);
|
|
||||||
mem_debug_check_addr(addr + 1, 0);
|
|
||||||
|
|
||||||
if (addr & 1) {
|
if (addr & 1) {
|
||||||
if (!cpu_cyrix_alignment || (addr & 7) == 7)
|
if (!cpu_cyrix_alignment || (addr & 7) == 7)
|
||||||
@@ -518,8 +514,6 @@ writememwl_no_mmut_2386(uint32_t addr, uint32_t *a64, uint16_t val)
|
|||||||
mem_mapping_t *map;
|
mem_mapping_t *map;
|
||||||
|
|
||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 2);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 2);
|
||||||
mem_debug_check_addr(addr, 1);
|
|
||||||
mem_debug_check_addr(addr + 1, 1);
|
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
|
|
||||||
@@ -725,11 +719,6 @@ readmemll_no_mmut_2386(uint32_t addr, uint32_t *a64)
|
|||||||
mem_mapping_t *map;
|
mem_mapping_t *map;
|
||||||
|
|
||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 4);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_READ, 4);
|
||||||
|
|
||||||
mem_debug_check_addr(addr, 0);
|
|
||||||
mem_debug_check_addr(addr + 1, 0);
|
|
||||||
mem_debug_check_addr(addr + 2, 0);
|
|
||||||
mem_debug_check_addr(addr + 3, 0);
|
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
|
|
||||||
@@ -777,10 +766,6 @@ writememll_no_mmut_2386(uint32_t addr, uint32_t *a64, uint32_t val)
|
|||||||
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 4);
|
GDBSTUB_MEM_ACCESS(addr, GDBSTUB_MEM_WRITE, 4);
|
||||||
|
|
||||||
mem_logical_addr = addr;
|
mem_logical_addr = addr;
|
||||||
mem_debug_check_addr(addr, 1);
|
|
||||||
mem_debug_check_addr(addr + 1, 1);
|
|
||||||
mem_debug_check_addr(addr + 2, 2);
|
|
||||||
mem_debug_check_addr(addr + 3, 3);
|
|
||||||
|
|
||||||
if (addr & 3) {
|
if (addr & 3) {
|
||||||
if (!cpu_cyrix_alignment || (addr & 7) > 4)
|
if (!cpu_cyrix_alignment || (addr & 7) > 4)
|
||||||
|
Reference in New Issue
Block a user