80486DX2-66/86Box-fork
1
0
Fork 0
Code Issues Pull Requests Activity

Always clear IRR on clear if the specified interrupt is not set to level-triggered on the PIC or ELCR.

Browse Source
This commit is contained in:
OBattler
2023-09-28 01:15:07 +02:00
parent 0d82f1b04b
commit d7bc7b302d
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/pic.c
View File

@@ -713,7 +713,7 @@ picint_common(uint16_t num, int level, int set, uint8_t *irq_state)
if ((num >> 8) & b) {
if ((!!*irq_state) != !!set)
pic2.lines[i]--;
if (pic2.lines[i] == 0)
if (!pic_level_triggered(&pic2, i) || (pic2.lines[i] == 0))
lines |= ((uint16_t) b << 8);
}
}
@@ -737,7 +737,7 @@ picint_common(uint16_t num, int level, int set, uint8_t *irq_state)
if (num & b) {
if ((!!*irq_state) != !!set)
pic.lines[i]--;
if (pic.lines[i] == 0)
if (!pic_level_triggered(&pic, i) || (pic.lines[i] == 0))
lines |= ((uint16_t) b << 8);
}
}