80486DX2-66/86Box-fork
1
0
Fork 0
Code Issues Pull Requests Activity

FDC: Disable DSR reset on the PS/1-2011/2121 / PS/2-30 FDC.

Browse Source
This commit is contained in:
OBattler
2024-04-02 23:31:44 +02:00
parent c6289fd85a
commit c8a1843cdf
1 changed files with 16 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/floppy/fdc.c
View File

@@ -780,6 +780,7 @@ fdc_write(uint16_t addr, uint8_t val, void *priv)
} }
return; return;
case 4: case 4:
if (!(fdc->flags & FDC_FLAG_PS1)) {
if (!(val & 0x80)) { if (!(val & 0x80)) {
timer_set_delay_u64(&fdc->timer, 8 * TIMER_USEC); timer_set_delay_u64(&fdc->timer, 8 * TIMER_USEC);
fdc->interrupt = -6; fdc->interrupt = -6;
@@ -800,6 +801,7 @@ fdc_write(uint16_t addr, uint8_t val, void *priv)
fdc_ctrl_reset(fdc); fdc_ctrl_reset(fdc);
} }
} }
}
fdc->dsr = val; fdc->dsr = val;
return; return;
case 5: /*Command register*/ case 5: /*Command register*/