FDC: Disable DSR reset on the PS/1-2011/2121 / PS/2-30 FDC.
This commit is contained in:
@@ -780,6 +780,7 @@ fdc_write(uint16_t addr, uint8_t val, void *priv)
|
||||
}
|
||||
return;
|
||||
case 4:
|
||||
if (!(fdc->flags & FDC_FLAG_PS1)) {
|
||||
if (!(val & 0x80)) {
|
||||
timer_set_delay_u64(&fdc->timer, 8 * TIMER_USEC);
|
||||
fdc->interrupt = -6;
|
||||
@@ -800,6 +801,7 @@ fdc_write(uint16_t addr, uint8_t val, void *priv)
|
||||
fdc_ctrl_reset(fdc);
|
||||
}
|
||||
}
|
||||
}
|
||||
fdc->dsr = val;
|
||||
return;
|
||||
case 5: /*Command register*/
|
||||
|
Reference in New Issue
Block a user