RichardG867
|
11114c97d2
|
Initial implementation of STPC chipsets and machines
|
2020-07-06 18:45:34 -03:00 |
|
RichardG867
|
042f743a35
|
Disable GL518SM logging
|
2020-07-02 23:26:04 -03:00 |
|
RichardG867
|
aec8285849
|
Undo local changes to m_at_socket370.c
|
2020-07-02 21:45:46 -03:00 |
|
RichardG867
|
f809bf6502
|
Undo local changes to serial.c
|
2020-07-02 21:45:00 -03:00 |
|
RichardG867
|
f565362a41
|
Undo local changes to cpu.c
|
2020-07-02 21:44:28 -03:00 |
|
RichardG867
|
5d5883ac0d
|
Merge branch 'master' of https://github.com/86Box/86Box
|
2020-07-02 21:42:52 -03:00 |
|
RichardG867
|
b043f1867b
|
Genesys Logic GL518SM hardware monitor
|
2020-07-02 21:42:31 -03:00 |
|
Miran Grča
|
d5e5c88f97
|
Merge pull request #888 from nerd73/master
Implement IBM 486 MSRs
|
2020-07-02 18:49:04 +02:00 |
|
nerd73
|
a9e0dd247a
|
Implement IBM 486 MSRs
Implement the MSRs supported by the IBM 386SLC/486SLC/486BL.
|
2020-07-02 10:09:55 -06:00 |
|
OBattler
|
808fa292f6
|
Fixed memory state for PS/2 split mapping on models 70 and 80 (broken by recent mem.c changes).
|
2020-07-02 00:21:46 +02:00 |
|
Miran Grča
|
8ebcfe766e
|
Merge pull request #883 from amdk6/master
Added various Dell machines
|
2020-06-30 15:56:41 +02:00 |
|
Miran Grča
|
56098700d1
|
Merge pull request #882 from nerd73/pythonfix
Implement C0000-DFFFF shadowing on the OPTi 5x7 chipset
|
2020-06-30 15:56:29 +02:00 |
|
OBattler
|
602cadf863
|
Removed the fdc_at_device adding from the PS/1 Model 2133, as the FDC is now correctly added by the Super I/O chip.
|
2020-06-30 15:52:47 +02:00 |
|
OBattler
|
33a0cf53c4
|
Removed the "PS/1 Model 2133" Super I/O chip as it has been identified as a National Semiconductors PC87332 on a different set of ports, the PS/1 Model 2133 now uses that.
|
2020-06-30 15:49:47 +02:00 |
|
OBattler
|
81d178e9f6
|
Rewrote the VLSI 82C480 chipset emuluation and gave the PS/1 Model 2133 its Super I/O chip.
|
2020-06-30 15:37:07 +02:00 |
|
Gey Cunt
|
57d7982a53
|
Added various Dell machines
|
2020-06-30 16:15:48 +03:00 |
|
nerd73
|
546f0a83e7
|
Implement C0000-DFFFF shadowing on the OPTi 5x7 chipset
|
2020-06-29 22:06:27 -06:00 |
|
OBattler
|
13e8d9c923
|
Fixed Shadow RAM handling for all OPTi 486 chipsets.
|
2020-06-30 03:24:06 +02:00 |
|
OBattler
|
9402f98a3b
|
Rewrote the OPTi 82C495 emulation, added the OPTi 82C493, did some changes to the 82C8xx, and updated Makefile.local.
|
2020-06-30 00:34:49 +02:00 |
|
OBattler
|
a4301708da
|
Added the OPTi 802G device (the 802G and 895 are register-identical), and added port 23h to the OPTi 8xx'es.
|
2020-06-29 18:44:20 +02:00 |
|
OBattler
|
4a8aa601b6
|
Fixed (and improved) the OPTi 895 chipset implementation.
|
2020-06-29 18:13:14 +02:00 |
|
Miran Grča
|
e4954193c8
|
Merge pull request #881 from tiseno100/master
Implemented the OPTi 82C895 chipset
|
2020-06-29 16:06:11 +02:00 |
|
tiseno100
|
672b0bbef7
|
Deleted the Acer off the Makefile
It's not needed anymore.
|
2020-06-29 16:39:30 +03:00 |
|
tiseno100
|
cd840c4c02
|
Added the OPTi 895 in Makefile
|
2020-06-29 16:38:26 +03:00 |
|
tiseno100
|
0b17c4ef31
|
Fixed a small inconsistency
|
2020-06-29 16:28:22 +03:00 |
|
tiseno100
|
388825377c
|
Implemented the OPTi 895
Similar the OPTi 495 & 802G. It's a 486 ISA/VLB chipset used by many known boards. One being the PB450.
|
2020-06-29 16:26:18 +03:00 |
|
OBattler
|
5c1f947122
|
The VLSI VL82C480 chipset now has Port 92h, fixes the IBM PS/1 model 2133.
|
2020-06-29 14:33:12 +02:00 |
|
OBattler
|
014552f235
|
Fixes to SiS 496/497 and W83787F.
|
2020-06-29 04:32:30 +02:00 |
|
OBattler
|
53afbfcd49
|
Changed the writing of the 86f surface array to be in accordance with the pecification.
|
2020-06-29 03:14:16 +02:00 |
|
OBattler
|
616a8501b5
|
Moved floppy writeback call to fdc_poll_readwrite_finish(), in order to have the track written less often (no need to write it on every sector).
|
2020-06-29 02:19:05 +02:00 |
|
OBattler
|
96228bc41d
|
Overhauled the SiS 496/497 chipset emulation (and added the DRB locking to it) (later Zida Tomato 4DPS BIOS'es now work, and we now use the actual 1.72), fixed the W83787F and FDC37C932FR Super I/O chips, removed the no longer needed Acer M3A registers (that's now correctly handled as FDC37C932FR GPIO), and a number of bugfixes here and there.
|
2020-06-29 01:10:20 +02:00 |
|
OBattler
|
2eceaf77e9
|
Merge branch 'master' of https://github.com/86Box/86Box
|
2020-06-29 00:54:02 +02:00 |
|
OBattler
|
ed2d8f9969
|
A minor fix in floppy/fdd_86f.c .
|
2020-06-29 00:53:51 +02:00 |
|
RichardG867
|
e3d7c07aa9
|
Cosmetic changes to SMBus code
|
2020-06-28 15:43:55 -03:00 |
|
David Hrdlička
|
af26e19b83
|
workflows: disable cache, build all branches
|
2020-06-28 17:55:20 +02:00 |
|
David Hrdlička
|
5d5b9598b2
|
Jenkins test
|
2020-06-28 17:18:14 +02:00 |
|
David Hrdlička
|
4012659fd7
|
Cache the environment
|
2020-06-28 16:39:09 +02:00 |
|
OBattler
|
645f1d42f3
|
Fixed FDC sector compare finish.
|
2020-06-28 13:39:29 +02:00 |
|
OBattler
|
926ed40741
|
Sanitized some stuff in fdd_86f.c.
|
2020-06-28 04:46:32 +02:00 |
|
OBattler
|
d5f43204c9
|
Some minor changes to fdd_d86f.c.
|
2020-06-27 23:27:19 +02:00 |
|
David Hrdlička
|
bdad12326e
|
nah
|
2020-06-27 17:56:02 +02:00 |
|
David Hrdlička
|
45b93ba4e4
|
Clarify the build names
|
2020-06-27 17:44:46 +02:00 |
|
David Hrdlička
|
1a3753377f
|
Disable VNC in Workflows for now.
|
2020-06-27 15:46:10 +02:00 |
|
David Hrdlička
|
6d059eb7e0
|
Add vncserver to installed packages
|
2020-06-27 15:22:17 +02:00 |
|
David Hrdlička
|
d66d62452f
|
Add GitHub CI
|
2020-06-27 15:17:53 +02:00 |
|
David Hrdlička
|
86183affed
|
update issue templates
|
2020-06-27 12:38:06 +02:00 |
|
Miran Grča
|
d3880e21ac
|
Merge pull request #875 from richardg867/master
DRB locking fixes
|
2020-06-27 03:24:15 +02:00 |
|
RichardG867
|
9cecbfa33a
|
Remove extraneous logging lines
|
2020-06-26 22:16:56 -03:00 |
|
RichardG867
|
7775e52c0e
|
Disable SPD logging
|
2020-06-26 22:15:36 -03:00 |
|
RichardG867
|
012f01cc9f
|
Fix Apollo DRB wraparound
|
2020-06-26 22:15:21 -03:00 |
|